

Compal Confidential


C5MMH MB Schematic Document

LA-E911P


Rev:1A

2017.04.11


Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2016/01/29	Deciphered Date	2017/01/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Cover Sheet		
					Size	Document Number	Rev
					Custom	C5PM2_LA-E361P	1A
					Date:	Tuesday, April 11, 2017	Sheet 1 of 64



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2016/01/29		Deciphered Date		2017/01/10		Title					
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div>								Block Diagrams					
								Size	Document Number	Rev			
								Custom	C5MMH M/B LA-E911P	1A			
								Date:	Tuesday, April 11, 2017	Sheet	2	of	64




If need debug from usb port. this cmc@ need pop




1.0 Modify



1.A Modify






1A Modify










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-H(1/9)DDI,EDP	
Size	Document	Number	Rev	1A	
Date:	Tuesday, April 11, 2017	Sheet	6	of	64

Interleaved Memory




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	SKL-H(2/9)DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C5MMH M/BA-E911P
				Date:	Tuesday, April 11, 2017
				Sheet	7 of 64
				Rev	1A






+1.2V_VDDQ_CPU : 10UF/6.3V/0603 *10
22UF/6.3V/0603 * 4
update CRB cap QTY




CPU_CORE/VCCGT/VCCSA decoupling capacitor place to PWR side

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-H(6/9)POWER	
Size	Custom	Document Number	C5MMH M/B LA-E911P		Rev 1A
Date:	Tuesday, April 11, 2017	Sheet	11	of	64




+1.0VALW TO +1.0V_VCCST










+1.0VALW TO +1.0VS_VCCSTG

VCCSTG and VCCIO SLEW RATE <=65us



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-H(9/9)RSVD	
Size	Custom	Document Number	C5MMH M/B LA-E911P		Rev 1A
Date:	Tuesday, April 11, 2017	Sheet	13	of	64




Reverse Type-4H
2-3A to 1 DIMMs/channel







Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2016/11/03	Deciphered Date	2017/01/10	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					DDR4 DIMMA			
					Size	Document	Number	Rev
					Custm	C5MMH M/B LA-E911P		1A
Date:					Tuesday, April 11, 2017		Sheet	14 of 64

Interleaved Memory

2-3A to 1 DIMMs/channel



Note:
place caps close to DIMM
4 on each side of DIMM



Layout NOTE
PLACE THE CAP within 200mil from Pin108
*2015MOW02. Can't install Cap on DRAMRST

[illegible]

LOTES_ADDR0070-P009A
 CONN@





Compal Electronics, Inc.

DDR4 DIMMB

C5MMH M/B LA-E911P

Date:	Tuesday, April 11, 2017	Sheet	15	of	64
-------	-------------------------	-------	----	----	----

Security Classification	Compal Secret Data		
Issued Date	2016/11/03	Deciphered Date	2017/01/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D INFORMATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



#546884 P.231 PCIE_RCOMP/PCIE_RCOMP
BO=4 W=12-15 S=12 R=100ohm

CHECK ACER DVR for port use
12/08 Change Port, follow DVR1044_R1.03

546765_2015WW10_Skylake_MOW_Rev_1_0
05/19 RH150


Pin	Signal	Function	Pin	Signal	Function
1	USB3_P1	USB 3 (IO)	1	USB3_P1	USB 3 (IO)
2	USB3_P2	USB 3 (IO)	2	USB3_P2	USB 3 (IO)
3	USB3_P3	USB 3 (IO)	3	USB3_P3	USB 3 (IO)
4	USB3_P4	USB 3 (IO)	4	USB3_P4	USB 3 (IO)
5	USB3_P5	USB 3 (IO)	5	USB3_P5	USB 3 (IO)
6	USB3_P6	USB 3 (IO)	6	USB3_P6	USB 3 (IO)
7	USB3_P7	USB 3 (IO)	7	USB3_P7	USB 3 (IO)
8	USB3_P8	USB 3 (IO)	8	USB3_P8	USB 3 (IO)
9	USB3_P9	USB 3 (IO)	9	USB3_P9	USB 3 (IO)
10	USB3_P10	USB 3 (IO)	10	USB3_P10	USB 3 (IO)
11	USB3_P11	USB 3 (IO)	11	USB3_P11	USB 3 (IO)
12	USB3_P12	USB 3 (IO)	12	USB3_P12	USB 3 (IO)
13	USB3_P13	USB 3 (IO)	13	USB3_P13	USB 3 (IO)
14	USB3_P14	USB 3 (IO)	14	USB3_P14	USB 3 (IO)
15	USB3_P15	USB 3 (IO)	15	USB3_P15	USB 3 (IO)
16	USB3_P16	USB 3 (IO)	16	USB3_P16	USB 3 (IO)
17	USB3_P17	USB 3 (IO)	17	USB3_P17	USB 3 (IO)
18	USB3_P18	USB 3 (IO)	18	USB3_P18	USB 3 (IO)
19	USB3_P19	USB 3 (IO)	19	USB3_P19	USB 3 (IO)
20	USB3_P20	USB 3 (IO)	20	USB3_P20	USB 3 (IO)
21	USB3_P21	USB 3 (IO)	21	USB3_P21	USB 3 (IO)
22	USB3_P22	USB 3 (IO)	22	USB3_P22	USB 3 (IO)
23	USB3_P23	USB 3 (IO)	23	USB3_P23	USB 3 (IO)
24	USB3_P24	USB 3 (IO)	24	USB3_P24	USB 3 (IO)
25	USB3_P25	USB 3 (IO)	25	USB3_P25	USB 3 (IO)
26	USB3_P26	USB 3 (IO)	26	USB3_P26	USB 3 (IO)
27	USB3_P27	USB 3 (IO)	27	USB3_P27	USB 3 (IO)
28	USB3_P28	USB 3 (IO)	28	USB3_P28	USB 3 (IO)
29	USB3_P29	USB 3 (IO)	29	USB3_P29	USB 3 (IO)
30	USB3_P30	USB 3 (IO)	30	USB3_P30	USB 3 (IO)
31	USB3_P31	USB 3 (IO)	31	USB3_P31	USB 3 (IO)
32	USB3_P32	USB 3 (IO)	32	USB3_P32	USB 3 (IO)
33	USB3_P33	USB 3 (IO)	33	USB3_P33	USB 3 (IO)
34	USB3_P34	USB 3 (IO)	34	USB3_P34	USB 3 (IO)
35	USB3_P35	USB 3 (IO)	35	USB3_P35	USB 3 (IO)
36	USB3_P36	USB 3 (IO)	36	USB3_P36	USB 3 (IO)
37	USB3_P37	USB 3 (IO)	37	USB3_P37	USB 3 (IO)
38	USB3_P38	USB 3 (IO)	38	USB3_P38	USB 3 (IO)
39	USB3_P39	USB 3 (IO)	39	USB3_P39	USB 3 (IO)
40	USB3_P40	USB 3 (IO)	40	USB3_P40	USB 3 (IO)
41	USB3_P41	USB 3 (IO)	41	USB3_P41	USB 3 (IO)
42	USB3_P42	USB 3 (IO)	42	USB3_P42	USB 3 (IO)
43	USB3_P43	USB 3 (IO)	43	USB3_P43	USB 3 (IO)
44	USB3_P44	USB 3 (IO)	44	USB3_P44	USB 3 (IO)
45	USB3_P45	USB 3 (IO)	45	USB3_P45	USB 3 (IO)
46	USB3_P46	USB 3 (IO)	46	USB3_P46	USB 3 (IO)
47	USB3_P47	USB 3 (IO)	47	USB3_P47	USB 3 (IO)
48	USB3_P48	USB 3 (IO)	48	USB3_P48	USB 3 (IO)
49	USB3_P49	USB 3 (IO)	49	USB3_P49	USB 3 (IO)
50	USB3_P50	USB 3 (IO)	50	USB3_P50	USB 3 (IO)
51	USB3_P51	USB 3 (IO)	51	USB3_P51	USB 3 (IO)
52	USB3_P52	USB 3 (IO)	52	USB3_P52	USB 3 (IO)
53	USB3_P53	USB 3 (IO)	53	USB3_P53	USB 3 (IO)
54	USB3_P54	USB 3 (IO)	54	USB3_P54	USB 3 (IO)
55	USB3_P55	USB 3 (IO)	55	USB3_P55	USB 3 (IO)
56	USB3_P56	USB 3 (IO)	56	USB3_P56	USB 3 (IO)
57	USB3_P57	USB 3 (IO)	57	USB3_P57	USB 3 (IO)
58	USB3_P58	USB 3 (IO)	58	USB3_P58	USB 3 (IO)
59	USB3_P59	USB 3 (IO)	59	USB3_P59	USB 3 (IO)
60	USB3_P60	USB 3 (IO)	60	USB3_P60	USB 3 (IO)
61	USB3_P61	USB 3 (IO)	61	USB3_P61	USB 3 (IO)
62	USB3_P62	USB 3 (IO)	62	USB3_P62	USB 3 (IO)
63	USB3_P63	USB 3 (IO)	63	USB3_P63	USB 3 (IO)
64	USB3_P64	USB 3 (IO)	64	USB3_P64	USB 3 (IO)
65	USB3_P65	USB 3 (IO)	65	USB3_P65	USB 3 (IO)
66	USB3_P66	USB 3 (IO)	66	USB3_P66	USB 3 (IO)
67	USB3_P67	USB 3 (IO)	67	USB3_P67	USB 3 (IO)
68	USB3_P68	USB 3 (IO)	68	USB3_P68	USB 3 (IO)
69	USB3_P69	USB 3 (IO)	69	USB3_P69	USB 3 (IO)
70	USB3_P70	USB 3 (IO)	70	USB3_P70	USB 3 (IO)
71	USB3_P71	USB 3 (IO)	71	USB3_P71	USB 3 (IO)
72	USB3_P72	USB 3 (IO)	72	USB3_P72	USB 3 (IO)
73	USB3_P73	USB 3 (IO)	73	USB3_P73	USB 3 (IO)
74	USB3_P74	USB 3 (IO)	74	USB3_P74	USB 3 (IO)
75	USB3_P75	USB 3 (IO)	75	USB3_P75	USB 3 (IO)
76	USB3_P76	USB 3 (IO)	76	USB3_P76	USB 3 (IO)
77	USB3_P77	USB 3 (IO)	77	USB3_P77	USB 3 (IO)
78	USB3_P78	USB 3 (IO)	78	USB3_P78	USB 3 (IO)
79	USB3_P79	USB 3 (IO)	79	USB3_P79	USB 3 (IO)
80	USB3_P80	USB 3 (IO)	80	USB3_P80	USB 3 (IO)
81	USB3_P81	USB 3 (IO)	81	USB3_P81	USB 3 (IO)
82	USB3_P82	USB 3 (IO)	82	USB3_P82	USB 3 (IO)
83	USB3_P83	USB 3 (IO)	83	USB3_P83	USB 3 (IO)
84	USB3_P84	USB 3 (IO)	84	USB3_P84	USB 3 (IO)
85	USB3_P85	USB 3 (IO)	85	USB3_P85	USB 3 (IO)
86	USB3_P86	USB 3 (IO)	86	USB3_P86	USB 3 (IO)
87	USB3_P87	USB 3 (IO)	87	USB3_P87	USB 3 (IO)
88	USB3_P88	USB 3 (IO)	88	USB3_P88	USB 3 (IO)
89	USB3_P89	USB 3 (IO)	89	USB3_P89	USB 3 (IO)
90	USB3_P90	USB 3 (IO)	90	USB3_P90	USB 3 (IO)
91	USB3_P91	USB 3 (IO)	91	USB3_P91	USB 3 (IO)
92	USB3_P92	USB 3 (IO)	92	USB3_P92	USB 3 (IO)
93	USB3_P93	USB 3 (IO)	93	USB3_P93	USB 3 (IO)
94	USB3_P94	USB 3 (IO)	94	USB3_P94	USB 3 (IO)
95	USB3_P95	USB 3 (IO)	95	USB3_P95	USB 3 (IO)
96	USB3_P96	USB 3 (IO)	96	USB3_P96	USB 3 (IO)
97	USB3_P97	USB 3 (IO)	97	USB3_P97	USB 3 (IO)
98	USB3_P98	USB 3 (IO)	98	USB3_P98	USB 3 (IO)
99	USB3_P99	USB 3 (IO)	99	USB3_P99	USB 3 (IO)
100	USB3_P100	USB 3 (IO)	100	USB3_P100	USB 3 (IO)




```
<34> PCIE_PTX_DRX_P12
<34> PCIE_PTX_DRX_N12
<34> PCIE_PRX_DTX_P12
<34> PCIE_PRX_DTX_N12
```


GPP_H12
int. PD
This strap should sample LOW.

Follow MOW WW36
pull down with pre-ES1/ES1 samples









24M X'tal



RTC X'tal



Follow PDG 0.71Table 52-17
10/13 Dan
CHECK NEEDED IF UNUSE?



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2016/11/03		Deciphered Date		2017/01/10		Title	
										PCH(4/7)CLK	
										C5MMH M/B LA-E911P	
										Date: Tuesday, April 11, 2017	
										Sheet 19 of 64	
										Rev 1A	

Functional Strap Definitions

GSPI1_MOSI / GPP_B22

int. PD

Boot BIOS Destination

0 = SPI (Default)

1 = LPC






GSPI0_MOSI / GPP_B18

int. PD

0 = Disable No Reboot mode. (Default)

1 = Enable No Reboot mode (PCH will disable the TCO



Timer system reboot feature).



TO DGPU




VGA ID	VGA_ID2 GPP_D10	VGA_ID1 GPP_D9
N17P-G0	0	0
N17P-G1	0	1
N17E-G1	1	0
Reserved	1	1

Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
*C5MMH	0	0
C5PRH	0	1
Reserved	1	0
Reserved	1	1




Icc [mA]	Details
750	All HSIO Disabled. Assumes DMG w/ Running 100%
132	Each USB 3.0 Port
154	Each PCIe Gen3 Lane
54	First SATA Gen3 Port
132	Each Additional SATA Gen3 Port
102	Each PCIe Gen2 Lane
44	GBE Port


VCCMPHY power defined by HSIO lane qty.




RTC Battery




Power Rail	Voltage
+CHGRTC	3.383V(MAX)
BAT54C(VF)	240 mV
+3VL_RTC	3.143V
Result : Pass	








GDDR5 Mode H Mapping



GP107-ES-A1_BGA908

GP107-ES-A1_BGA908



Table 5.2 RAMCFG

Strap Pins <small>see Note</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)


Row Index	Strap Pins <small>see Note</small>			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
11	H	L	L	ENABLED	disabled	ENABLED	ENABLED
10	H	L	H	ENABLED	disabled	ENABLED	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
All other Strap Configurations				(Reserved)			

HDMI audio output

Strap Pins ^{Note 1}			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1

SMB_ATL_ADDR	
★	LOW Single GPU
	High Dual GPU
DEVID_SEL	
★	LOW Orig. Device ID
	High Support G-Sync GPGUID
VGA_DEVICE	
	LOW 3D Device
★	High VGA Device
PCIE_CFG	
★	LOW Normal signal swing
	High Reduce the signal amplitude



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	N17P STRAP 3/7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C5MMH M/B LA-E911P
				Date:	Tuesday, April 11, 2017
				Sheet	25 of 64



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2016/01/29		Deciphered Date		2017/01/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			N17P POWER 4/7		
				Size		Document Number		Rev	
				Custom		C5MMH MIB LA-E911P		1A	
				Date:		Tuesday, April 11, 2017		Sheet	

[illegible]


+1.8V_AON/+1.8V_MAIN

[illegible]


Security Classification		Compal Secret Data		Compal Electronics, Inc. N17P POWER & GND 5/7	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number C5MMH M/B LA-E911P	Rev 1A
				Date: Tuesday, April 11, 2017	Sheet 27 of 64

MF=1

MF=0





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2016/01/29	Deciphered Date	2017/01/10	Title	
					N17P GDDR5 CHA 6/7	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size		Document Number		Rev		
		C5MMH M/B LA-E911P		1A		
Date:		Tuesday, April 11, 2017		Sheet 28 of 64		


$$MF=1$$
$$MF=0$$


Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>			
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title		<i>N17P GDDR5 CHB 7/7</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	<i>C5MMH M/B LA-E901P</i>	1A	
				Date:	Tuesday, April 11, 2017	Sheet	29 of 64


LCD POWER CIRCUIT




Touch Screen




Camera



Place closed to JEDP1







LED PANEL Conn.






Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2016/11/03		Deciphered Date		2017/01/10		Title	
										eDP CONN.	
										Size	
										Document Number	
										C5MMH M/B LA-E911P	
										Date	
										Tuesday, April 11, 2017	
										Sheet 30 of 64	
										Rev 1A	


<25>	GPU_HDMI_TXCP	CY22	1	2	.1U_0402_16V7K	GPU_HDMI_C_TXCP
<25>	GPU_HDMI_TXCN	CY24	1	2	.1U_0402_16V7K	GPU_HDMI_C_TXCN
<25>	GPU_HDMI_TX0P	CY16	1	2	.1U_0402_16V7K	GPU_HDMI_C_TX0P
<25>	GPU_HDMI_TX0N	CY17	1	2	.1U_0402_16V7K	GPU_HDMI_C_TX0N
<25>	GPU_HDMI_TX1P	CY18	1	2	.1U_0402_16V7K	GPU_HDMI_C_TX1P
<25>	GPU_HDMI_TX1N	CY19	1	2	.1U_0402_16V7K	GPU_HDMI_C_TX1N
<25>	GPU_HDMI_TX2P	CY20	1	2	.1U_0402_16V7K	GPU_HDMI_C_TX2P
<25>	GPU_HDMI_TX2N	CY21	1	2	.1U_0402_16V7K	GPU_HDMI_C_TX2N



Stuff on 1.0




HDMI connector













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.	
Size	Document Number	Rev		1A	
Custom	C5MMH M/B LA-E911P	Date		Tuesday, April 11, 2017	
Sheet		31		of 64	

LAN-RTL8411B




From EC
High active.
EN threshold voltage min:1.2V
typ:1.6V max:2.0V
Current limit threshold 1.5~2.8A
+3V_LAN Rising time must >0.5ms and <100ms





	Protect cotact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close



LAN Connector




1.0 Modify SD Write protect inverter circuit




To USB/B Co lay CONN



To Hall sensor/B





THERMAL SENSOR




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	FUN/B & LED/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Tuesday, April 11, 2017	Rev 1A
				Sheet 33 of 64	

USB3.0




USB Host Charger

CB	SELCDP	
0	X	DCP(Dedicated Charging Port) autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP(Standard Downstream Port) only
1	1	S0 charging with CDP(Charging Downstream Port) or SDP only





Wireless LAN



NGFF WL+BT (KEY E)

74	SDP	GND	75
72	SDP	RESERVED/REFCLKN1	73
70	UM_Power_SRC/GPIO/PEWake1#	RESERVED/REFCLKP1	71
68	UM_Power_SINK/CLKREQ0#	GND	69
66	UM_SWP/PERST1#	Reserved/PERn1	67
64	RESERVED	Reserved/PERp1	65
62	ALERT# (IO/Q3.3)	GND	63
60	DC CLK (IO/Q3.3)	Reserved/PETn1	61
58	DC DATA (IO/Q3.3)	Reserved/PETp1	59
56	W_DISABLE1# (IO/Q3.3V)	GND	57
54	Reserved/W_DISABLE2# (IO/Q3.3V)	PEWake0# (IO/Q3.3V)	55
52	PERST0# (IO/Q3.3V)	CLKREQ0# (IO/Q3.3V)	53
50	SUSCLK(32KHz) (IO/Q3.3V)	GND	51
48	CODEX1 (IO/Q1.8V)	REFCLKND	49
46	CODEX0 (IO/Q1.8V)	REFCLKPD	47
44	CODEX3 (IO/Q1.8V)	GND	45
42	VENDOR DEFINED	PERn0	43
40	VENDOR DEFINED	PERp0	41
38	VENDOR DEFINED	GND	39
36	UART_RTS (IO/Q1.8V)	PETn0	37
34	UART_CTS (IO/Q1.8V)	PETp0	35
32	UART_TX (IO/Q1.8V)	GND	33
30	UART_RX (IO/Q1.8V)	SDIO_RESET# (IO/Q1.8V)	29
28	UART_WAKE# (IO/Q3.3V)	SDIO_WAKE# (IO/Q3.3V)	27
26	GND	SDIO_DATA7 (IO/Q1.8V)	25
24	PCM_OUT/DS_SD_OUT (OH/Q1.8V)	SDIO_DATA6 (IO/Q1.8V)	23
22	PCM_IN/DS_SD_IN (IO/Q1.8V)	SDIO_DATA5 (IO/Q1.8V)	21
20	PCM_SYNC/DS_VS (IO/Q1.8V)	SDIO_DATA4 (IO/Q1.8V)	19
18	PCM_CLK/DS_SCK (OH/Q1.8V)	SDIO_DATA3 (IO/Q1.8V)	17
16	LED#2 (I/O)	SDIO_DATA2 (IO/Q1.8V)	15
14	LED#1 (I/O)	SDIO_DATA1 (IO/Q1.8V)	13
12	LED#0 (I/O)	SDIO_DATA0 (IO/Q1.8V)	11
10	LED#3 (I/O)	SDIO_CMD0 (IO/Q1.8V)	9
8	LED#2 (I/O)	SDIO_CMD1 (IO/Q1.8V)	7
6	LED#1 (I/O)	SDIO_CMD2 (IO/Q1.8V)	5
4	LED#0 (I/O)	SDIO_CMD3 (IO/Q1.8V)	3
2	LED#3 (I/O)	SDIO_CMD4 (IO/Q1.8V)	1

SATA Re-Driver and cable HDD Conn.



USE 8527 re-driver
SA00007JU10

Chip Enable. Internally pulled up at ~150KΩ

EN	Status
L	Chip disabled
H	Chip enabled(default)

Programmable output de-emphas
Internally tied to VDD/2(M status)

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Programmable output de-emphasis level setting for channel B.
(Internally tied to VDD/2(M status).



B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Equalizer control and program for channel A.
Internally tied to VDD/2 (M status).


A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Equalizer control and program for channel B.
Internally tied to VDD/2(M status).


B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB



G-Sensor reserved




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ Re-Driver/ G-sensor	
				Size	Rev
				Custom	1A
Date: Tuesday, April 11, 2017				Sheet 38 of 64	
C5MMH M/B LA-E91IP					




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ENE-KB9012A4/KB9022	
Size	Document	Number	Rev	C5MMH M/B LA-E911P	
Date:	Tuesday, April 11, 2017	Sheet	39	of 64	

HD Audio Codec




Int. Speaker Conn.




Digital MIC

MIC BOM upload by Audio Team




Headphone Out

TO FUN/B




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2016/11/03	Deciphered Date	2017/01/10	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec ALC255				
				Size	Document Number	Rev		1A
				C5MMH M/B LA-E91P				
				Date:	Tuesday, April 11, 2017	Sheet	40	of


ON/OFF BTN




KB Conn.




KB BackLight




TPM




Touch Pad





System DC iniferace



For Power ON/Off Sequence



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2016/11/03		Deciphered Date		2017/01/10		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DC Interface					
								Size		Document Number		Rev	
								Custom		C5MMH M/B LA-E911P		1A	
								Date:		Tuesday, April 11, 2017		Sheet 43 of 64	




2016/08/16 update

For KB9022 sense 20mΩ	Active	Recovery
135W PR206 19.1K ohm SD034191280	175W, 0.63V	175W, 0.63V
135W PR206 19.1K ohm SD034191280	175W, 0.63V	175W, 0.63V

When PR204=16.9K


For KB9022 OTP	Active	Recovery
VCIN0_PH(V)	92'C, 1V	56'C, 2V
PH202(ohm)	7.3092K	26.11K




$$ADP_I = 20 * I(\text{adapter}) * 0.01$$

$$I(\text{adapter}) = \text{adapter}(W) * 95\% / 19$$

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/06/14	BATTERY CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1A
				Document Number C5MMH M/B LA-E911P	Date: Tuesday, April 11, 2017
				Sheet 45 of 64	





+19VB

change PL501 from
SM01000C000 to comm
part SM01000P200

Choke 1uH SH00000YE00 (Common Part)
(Size:6.86 x 6.47 x 3 mm)
(DCR:6.2m-7.2m Ohm)

H/S AON7408 Rds(on) :typ:27m Ohm, max:34m Ohm
Idsm(TA=25)=7.5A, Idsm(TA=70)=5.5A

L/S SI7716 Rds(on) :typ:13.5m Ohm, max:16.5m Ohm
Idsm(TA=25)=16A, Idsm(TA=70)=9.5A

Choke: 7x7x3
Rdc=6.2mohm(Typ), 7.2mohm(Max)

Switching Frequency: 530kHz
Ipeak=7A, Imax=4.9A

VFB=0.607V, Vout=1.214V

Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.


0.6Volt +/- 5%
TDC 0.7A
Peak Current 1A

$$V_{out} = 0.75V * \left(\frac{1 + R_{up}/R_{down}}{1 + (6.19/10)} \right) = 1.214V \quad 1.2\%$$

$$V_{out} = 0.75V * \left(\frac{1 + R_{up}/R_{down}}{1 + (8.2/10)} \right) = 1.365V \quad 1.1\%$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/06/14	Title	DDR4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number CSMMH M/B LA-E911P
				Date: Tuesday, April 11, 2017	Rev 1A
				Sheet 48 of 64	





For H-line 42 :
VCC_CORE (LL=1.8m)
FSW = 600kHz
DCR = 0.9m Ohm +/- 7%

I(max)=50A
I(peak)=68A
Vboot=0V

TYP MAX
H/S AON6428 Rds(on) = 11.3m Ohm , 14.5m Ohm
L/S AON6794 Rds(on) = 2.8m Ohm , 3.5m Ohm

For H-line 42 :
VCC_GT (LL=2.65m)
FSW = 600kHz
DCR = 0.9m Ohm +/- 7%


I(max)=25A
I(peak)=55A
Vboot=0V

TYP MAX
DaulMOS AON6992 H/S Rds(on) = 6.8m Ohm , 8.6m Ohm
L/S Rds(on) = 2.0m Ohm , 2.5m Ohm

Function Field :
Drivers - 36.2
Rest of support elements - 36.3
Acoustic Noise B+ Bulk CAP - 37.2

Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Disciplined Date			Title		
2016/01/29			2017/06/14			C5MMH M/B LA-E911P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			VCC/VCCGT			Rev. 1A		
Date: Tuesday, April 11, 2017			Sheet: 53			of 64		







TYP MAX
H/S_AON6428 Rds(on) = 11.3m Ohm , 14.5m Ohm
L/S_AON6794 Rds(on) = 2.8m Ohm , 3.5m Ohm

Change the output voltage from 1.35V to 1.5V

VFB=0.704V
Vout=0.704V* (1+Rup/Rdown)
Vout=0.704V* (1+(18.7/20))=1.36 0.97%
Vout=0.704V* (1+(18.7/(20//93.1)))=1.5 0.03%
Vout=0.704V* (1+(18.7/(20//90.9)))=1.524 1.62%
Vout=0.704V* (1+(18.7/(20//88.7)))=1.548 3.23%
Rds on 2.8 / 3.5mohm
Rlimt=69.8K



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/06/14	Title	1.05VSDGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number C5MMH M/B LA-E911P
				Date: Tuesday, April 11, 2017	Sheet 57 of 64 Rev 1A




For N17P-G1 30 W [N17P G4 0M]
VGA_CORE (NVVDD)
FSW = 450kHz
DCR = 0.82m Ohm +/- 5%

TDC=45A
I(max)=106A
Vboot=0.8V


DauIMOS AON6992 TYP MAX
H/S Rds(on) = 6.8m Ohm , 8.6m Ohm
L/S Rds(on) = 2.0m Ohm , 2.5m Ohm

Please base on GPU spec to calculate.

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/29	Deciphered Date	2017/06/14	VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				CSMMH/MB LA-E911P	
				Date:	Tuesday, April 11, 2017
				Sheet	58 of 64



+VGA_CORE
 560uF X 1
 220uF X 2
 22uF_0805 X 7(+5@)
 22uF_0603 X 16(+2@)
 10uF_0603 X 9
 4.7uF_0402 X 17(+5@)
 1uF_0402 X 9



+VGA_CORE_S
 560uF X 1
 220uF X 1(+1@)
 22uF_0805 X 4(+4@)
 10uF_0402 X 7
 4.7uF_0603 X3(+2@)
 1uF_0402 X 5

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/06/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, April 11, 2017
				Sheet	60 of 64

VGA DECOUPLING
C5MMH M/B LA-E911P
 Rev 1A